

- b. Derive the characteristic equation for JK and T flip flop.
- c. With a neat logic diagram, explain the working of positive edge triggered D flip flop. Also draw the timing diagram. (08 Marks)

(06 Marks)



Module-4

7 a. Design a register using four multiplexer and positive edge triggered D flip flop having the behavior specified in the table below.

S_1	\mathbf{S}_{0}	Register operation
0	0	Hole
0	1	Synchronous clear
1	0	Complement contents
1	1	Circular shift right.

- b. Illustrate the operation of 4-bit binary ripple counter using positive edge triggered D flip flop without a count enable line. (08 Marks)
- c. Design a MOD 7 twisted ring counter. Write the logic diagram and counting sequence.

(04 Marks)

(08 Marks)

OR

- 8 a. Design a Mod 6 counter whose counting sequence is 000, 001, 100, 110, 111, 101, 000.... by using positive edge triggered JK flip flop. (10 Marks)
 - b. Show how an 8 bit synchronous binary counter can be constructed from two 4 bit synchronous binary counters. (04 Marks)
 - c. Explain PIPO and PISO shift register with relevant logic diagrams. (06 Marks)


Module-5

9 a. Explain the Mealy model and Moore model of a clocked synchronous sequential network.


(08 Marks)

(12 Marks)

- b. Give the logic diagram shown in Fig.Q9(b).
 - (i) Derive the excitation and output equations.
 - (ii) Write the next state equations
 - (iii) Construct a state transition table
 - (iv) Draw the state diagram.



- 10 a. Construct mealy state diagram that will detect input sequence 10110, when input pattern is detected, Z is asserted high. Give state diagram for each state. (10 Marks)
 - b. Design a sequential circuit for a state diagram shown in Fig.Q10(b) using JK flip flop.



(10 Marks)